

**April 2012** 

# **FDMS7678**

# N-Channel Power Trench<sup>®</sup> MOSFET 30 V, 26 A, 5.5 m $\Omega$

#### **Features**

- Max  $r_{DS(on)}$  = 5.5 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 17.5 A
- Max  $r_{DS(on)}$  = 6.8 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 15 A
- High performance technology for extremely low r<sub>DS(on)</sub>
- Termination is Lead-free
- RoHS Compliant


### **General Description**


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

## **Applications**

- DC DC Buck Converters
- Notebook battery power management
- Load switch in Notebook







# MOSFET Maximum Ratings TA = 25 °C unless otherwise noted

Symbol	Parameter	Parameter			Units
$V_{DS}$	Drain to Source Voltage			30	V
$V_{GS}$	Gate to Source Voltage		(Note 3)	±20	V
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		26	
	Drain Current -Continuous (Silicon limited)	T <sub>C</sub> = 25 °C		72	
ID	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	17.5	Α
	-Pulsed			70	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 4)	54	mJ
В	Power Dissipation	T <sub>C</sub> = 25 °C		41	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.3	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Ra	ange		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS7678	FDMS7678	Power 56	13 "	12 mm	3000 units

# Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

**Parameter** 

Off Characteristics						
$BV_{DSS}$	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	30			V
$\Delta BV_{DSS} \over \Delta T_J$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		21		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA

**Test Conditions** 

Min

Тур

Max

Units

#### On Characteristics

**Symbol** 

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	1.5	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25 °C		-5		mV/°C
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17.5 A		4.7	5.5	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$		5.6	6.8	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 17.5 \text{ A T}_J = 125 \text{ °C}$		6.3	7.4	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 17.5 A		90		S

# **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 45 V V - 0 V		1810	2410	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V f = 1 MHz		620	820	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 101112		75	110	pF
$R_{g}$	Gate Resistance		0.1	0.7	2.5	Ω

# **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		10	19	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17.5 A	4	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	26	41	ns
t <sub>f</sub>	Fall Time		3	10	ns
0	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	28	39	nC
$Q_{g(TOT)}$	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V V <sub>DD</sub> = 15 V	14	19	nC
$Q_{gs}$	Gate to Source Charge	I <sub>D</sub> = 17.5 A	4.4		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		3.9		nC

#### **Drain-Source Diode Characteristics**


V	Veb   Source to Drain Diode Forward Voltage   F	$V_{GS} = 0 \text{ V}, I_S = 1.9 \text{ A}$ (Note 2)	0.7	1.2	V
VSD		$V_{GS} = 0 \text{ V}, I_S = 17.5 \text{ A}$ (Note 2)	0.8	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	L = 17.5 A di/dt = 100 A/	30	49	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$I_F = 17.5 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$		23	nC

#### NOTES

1. R<sub>0,1A</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,1C</sub> is guaranteed by design while R<sub>0,CA</sub> is determined by the user's board design.



a. 50 °C/W when mounted on a 1 in² pad of 2 oz copper



b.125 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.
- 3. As an N-ch device, the negative  $V_{GS}$  rating is for low duty cycle pulse occurrence only. No continuous rating is implied.
- 4. E $_{AS}$  of 54 mJ is based on starting T $_{J}$  = 25 °C, L = 0.3 mH, I $_{AS}$  = 19 A, V $_{DD}$  = 27 V, V $_{GS}$  = 10 V.

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

#### **Dimensional Outline and Pad Layout** A 5.10 3.91 1.27 PKG Œ В 8 5 0.77 KEEP OUT AREA 3.75 PKG & 6.61 0 PIN #1 **IDENT MAY** TOP VIEW APPEAR AS 3 **OPTIONAL** 1.27 0.61 SEE 3.81 **DETAIL A** LAND PATTERN RECOMMENDATION SIDE VIEW **OPTIONAL DRAFT** ANGLE MAY APPEAR ON FOUR SIDES 3.81 OF THE PACKAGE 1.27 0.46 0.36 (8X) (0.39) ⊕ 0.10M C A B 3 4 <sub>[</sub> (0.52) 0.71 0.44 6.25 5.90 (0.50) CHAMFER (3.40)4.29 4.09 CORNER (1.81)AS PIN #1 IDENT MAY APPEAR AS (1.19) - 0.15 MAX (2X) **OPTIONAL** 6 5 OPTION - B (PUNCHED TYPE) 0.71 0.44 NOTES: UNLESS OTHERWISE SPECIFIED A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, **BOTTOM VIEW** DATED OCTOBER 2002. B) ALL DIMENSIONS ARE IN MILLIMETERS. // 0.10 C C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM. D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994 0.08 C E) IT IS RECOMMENDED TO HAVE NO TRACES С 0.30 0.20 0.05 OR VIAS WITHIN THE KEEP OUT AREA. F) DRAWING FILE NAME: PQFN08AREV6. SEATING PLANE DETAIL A SCALE: 2:1 OPTION - A (SAWN TYPE)





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP™ BitSiC<sup>®</sup> Build it Now™

CorePLUS™ CorePOWER™  $CROSSVOLT^{\text{TM}}$ CTL™

Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

 $\bar{\text{Fairchild}}^{\text{@}}$ Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™

FETBench™ FlashWriter® \*

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> Green Bridge™

Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptoHiT™

OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™

QFET® QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM<sup>®</sup> STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ®\*

The Power Franchise®

bwer franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\* uSerDes™

UHC<sup>®</sup> Ultra FRFET UniFET™ VCX™ VisualMax™ VoltagePlus™ XST

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 161